




BSWD-LM

V:1.0

**ECS
CONFIDENTIAL**

SCHEMATICS TABLE:

Page	Index	Page	Index	Page	Index
1	Cover Page	21	VGA/COM1	41	Power Delivery
2	Block Diagram	22	USB2.0 HUB GL850G-50	42	Power Sequence
3	GPIO/INT# Mapping	23	USB2.0 Header	43	Clock Distribution/SMBUS
4	SOC-DDR3L_CHA	24	USB3.0 Conn/Discharge	44	Revision History
5	SOC-DDR3L_CHB	25	USB3.0/LAN Connector	45	SoC-POWER LIST
6	SOC- DISPLAY	26	RTL8111GN-CG colay RTL8111E		
7	SOC-PCIE/SATA/SPI	27	Audio ALC662-VD		
8	SOC- I2C, CLK AND GPIO	28	Audio Conn./Panel		
9	SOC- USB/UART	29	SIO IT8618E/BX		
10	SOC- RTC/PWM/PMU/SVID/LPC	30	FAN/CASE OPEN/THE_HD		
11	SOC- POWER1	31	F_PANEL/BUZZER/PS2		
12	SOC- POWER2	32	IT8769ECOM & LPT Header		
13	SOC- VSS	33	TPM/LPC_DEBUG		
14	SODIMM0-CHA-H5.2MM	34	DC19V/HDD POWER		
15	SODIMM1-CHB-H5.2MM	35	DC-DC_VIN/5VSB/3VSB/12V		
16	PCI-E X16 (Block)	36	DC-DIMM/DDR_VTT/VCC/VCC3		
17	PCIEX1 *2	37	DC-CPU_VCC0		
18	M.2 SLOT/USB_DEBUG	38	DC-CPU_VGG		
19	HDMI CON	39	DC-CPU_VNN&1V05SB		
20	VGA Bridge IT6515FN	40	DC-V1P24SB&V1P15SB&1P8SB		



SoC-GPIO function

Data:2014/11/25

Pin Name	Power Well	Usage	Boot Set	S0/S3/S4/S5 (BIOS Check)
DDIO_DDC_SDA	+1V8_S5	WLAN_DIS_L	OUTPUT (L/L/L/L) ACTIVE (H)	
PANEL0_BKLTEN	+1V8_S5	SOC_USB_DET1	INPUT (H/H/H/H) ACTIVE (L)	
PANEL0_BKLTCTL	+1V8_S5	SOC_USB_DET2	INPUT (H/H/H/H) ACTIVE (L)	
PANEL0_VDDEN	+1V8_S5	HUB_RST	OUTPUT (L/L/L/L) ACTIVE (H)	
PANEL1_BKLTEN	+1V8_S5	USB_EN	OUTPUT (L/L/H/H, L=Enabled, H=Diabled)	
PANEL1_BKLTCTL	+1V8_S5	GPIO_D17	OUTPUT (H/H/H/H) ACTIVE (L) -Reserve	
PANEL1_VDDEN	+1V8_S5	GPIO_D18	INPUT (L=DEBUG CARD, H=COM)	
PCIE_CLK0B	+1V8_S5	F_AUD_DET_L	INPUT (H/H/H/H) ACTIVE (L)	
PCIE_CLK1B	+1V8_S5	TPM_DET	INPUT (L=No TPM, H=TPM) -Reserve	
SATA_GP0	+1V8_S5	CLR_CMOS_SW	INPUT (H/H/H/H) ACTIVE (L)	
SATA_GP1	+1V8_S5	TP_VGA	INPUT (H/H/H/H) ACTIVE (L)	
SATA_GP2	+1V8_S5	GPIO_CASE0	INPUT (H/H/H/H) ACTIVE (L)	
SATA_GP3	+1V8_S5	GPIO_CASE1	INPUT (H/H/H/H) ACTIVE (L)	
GPIO_SUS2	+1V8_S5	SOC_PME_L	INPUT (H/H/H/H) ACTIVE (L)	
GPIO_SUS3	+1V8_S5	SOC_RI_L	INPUT (H/H/H/H) ACTIVE (L)	
GPIO_SUS5	+1V8_S5	ME_DIS_L	INPUT (H/H/H/H) ACTIVE (L)	
GPIO_SUS11	+1V8_S5	F_FP_EN	OUTPUT (L/L/H/H, L=En, H=Dis)	
GPIO_ALERT	+1V8_S5	SIO_BT_DIS_L	OUTPUT (L/L/L/L) ACTIVE (H) -Reserve	
GPIO_SUS7	+1V8_S5	Reserve	INPUT	
GPIO_SUS8	+1V8_S5	Reserve	INPUT	
GPIO_SUS9	+1V8_S5	Reserve	INPUT	
GPIO_SUS10	+1V8_S5	Reserve	INPUT	

SIO-GPIO function---IT8618E

Data:2014/11/25

Pin Name	Power Well	Usage	Default SET	Boot Set	S0/S3/S4/S5 (BIOS Check)
GP23	+F_USBPWR2	SIO_GPIO23_LED1	GPIO	OUTPUT (L/L 1HZ/H/H)	
GP22 (Reserve)	+F_USBPWR2	SIO_GPIO23_LED0	GPIO	OUTPUT (L/L 1HZ/H/H)	
GP42 (Reserve)	+V3P3A_PRIME	SIO_SMI_GPIO	GPIO	OUTPUT (L Active)	
GP56	+3V3_S0	GPIO0_COM2_DET	GPIO	INPUT (H/L/L/L) ACTIVE (L)	
GP57	+3V3_S0	GPIO1_LPTDET3	GPIO	INPUT (H/L/L/L) ACTIVE (L)	

SIO-GPIO function---IT8769E

GP57	+3V3_S0	GPIO1_LPTDET3	GPIO	INPUT (S0 L Active)
GP56	+3V3_S0	GPIO0_COM2_DET	GPIO	INPUT (S0 L Active)

NOTE:

- 1、 This GPIO control functions have the correspond items in BIOS setting interface!
- 2、 This GPIO should be High in S4/S5 for power save!

Interrupt mapping

Function	INT# port	PCle*1 port	Device
PCIEX16	INTA#	Port 1	PCIEX16 slot
PCIEX1	INTD#	Port 2	1X SLOT
M2	INTC#	Port 3	WIFI
LAN	INTB#	Port 4	RTL8111GN-CG

USB OC Setting

Data:2014/11/25

Function	OC port	USB port	Device
USB2.0_OC	USB_OC0_B	USB4	F_USB1, F_USB2, USB HUB,
USB3.0_OC	USB_OC1_B	USB0, USB1, USB2, USB3_0, USB3_LAN	

The diagram illustrates the ECS (Error Correction Code) architecture. It shows a sequence of operations: **ENC** (Encoding) followed by **DEC** (Decoding). The input is **DATA**, which is processed by **ENC** to produce **ENC_DATA**. This is then processed by **DEC** to produce **DEC_DATA**. The final output is **DATA**. The diagram also shows the internal components of the **ENC** and **DEC** blocks, including **M_RASB_A1**, **M_RASB_A2**, **M_WEB_A1**, **M_WEB_A2**, **M_CSB_A1**, **M_CSB_A2**, **M_CKB_A1**, and **M_CKB_A2**. The **ENC** block is shown with a red arrow pointing to the **DEC** block, indicating the flow of data. The **DEC** block is shown with a red arrow pointing to the **DATA** output, indicating the flow of data.





SoC-2 DDR3L

15	M_MA_B[0..15]	<<	M_MA_B[0..15]
15	M_DM_B[0..7]	<<	M_DM_B[0..7]
15	M_DATA_B[0..63]	<<	M_DATA_B[0..63]
15	M_DQS_B_P[0..7]	<<	M_DQS_B_P[0..7]
15	M_DQS_B_N[0..7]	<<	M_DQS_B_N[0..7]

ECS ECS ECO

fapinglin

2015/06/18 16:4




2 OF 13

SOC-3 DISPLAY

Soc Display Configuration

Feature	eDP*	DP	HDMI/DVI
Number of Ports	2 (DDI[0:1]) (2x4 @2.7 Gb/s)	3 (DDI[0:2]) (2x4 @2.7 Gb/s)	3 (DDI[0:2]) (2x4 @1.65 Gb/s)
Maximum Resolution	3840x2160 @ 30Hz 2560x1600 @ 60Hz 24bpp	3840x2160 @ 30Hz 2560x1600 @ 60Hz 24bpp	3840x2160 @ 30Hz 2560x1600 @ 60Hz 24bpp
Minimum Resolution	none	none	480i/576i
Data Rate	10.8Gb/s	10.8Gb/s	6.6 Gb/s
Standard	DP1.1a/eDP1.4	DP1.1a	HDMI1.4b
Power gated during display off	Yes	Yes	Yes
DRRS (Refresh reduction)	Yes (Panel command)	N/A	N/A
Self-Refresh with Frame buffer in Panel	No	No	No
Content-Based backlight control	DPST6/CABC	N/A	N/A
HDCP wired display	N/A(ASRR support)	1.4	1.4
PAVP	AES-encrypted buffer, plane control, panic attack		
SEC	All display registers can be accessed by CEC		
HD-Audio	N/A	Yes	Yes
LPE Audio	N/A	No	No
Compressed Audio	N/A	Yes	Yes



.VSDIO Voltage Setting

SDMMC3_PWR_EN_B	SDMMC3_IPB_EN	VSDIO(V)
1	0	0
1	1	0
0	0	3.3
0	1	1.8

Digital Display Ports Enable and Disable Guidelines

Port	Strap	How to Enable Port	How to Disable Port
DDI0	GPIO_SUS0	Pull-up to V1P8A with 4.7-KΩ ± 5% resistor	N/A, Weak internal pull-down
DDI1	GPIO_SUS1	Pull-up to V1P8A with 4.7-KΩ ± 5% resistor	N/A, Weak internal pull-down



Note: DDI2 is always enabled an no Hard Strap is needed.

Digital Display Interface Supported


Port	Supported
DDI0	HDMI, DP, or eDP*
DDI1	HDMI, DP, or eDP*
DDI2	HDMI or DP

Notes: Up to two HDMI can be supported at the same time.

TP_VGA R577 1 2 10K-04
GPIO_CASE0 R583 1 2 4.7K-04
GPIO_CASE1 R573 1 2 4.7K-04





- | GFX SELECT | | GFX SELECT |
|------------|----------|------------|
| ★ | INTERNAL | 1 |
| | EXTERNAL | 0 |






SOC-5 I2C, CLK AND GPIO


Lenovo Required the trace Spacing of 12.768mm
from any signals must over 100mils




The General Purpose Input (GPI) must use a SMI capable GPIO: GPIO_S0_SC[7:0].



GPIO_SUS4/6/7/8/9/10 For BIOS Reerve




CHV Straps [CRB] -- strap detect @ RSMRST# assertion				
Purpose	CHV Pin Name (refer CHV symbol PIN)	PU/PD (Internal - Week)	Options	Default State on board?
DDIO Detected	GPIO_SUS0	PD	1 - DDIO Detect, 0 - Disable	High
DDI1 Detected	GPIO_SUS1	PD	1 - DDI1 Detect, 0 - Disable	High
A16 swap override	GPIO_SUS2	PU	1 - Default, 0 - A16 override	High
DSi Display Detected	GPIO_SUS3	PD	1 - DSI detect, 0 - Disable	Low
Boot BIOS Strap BB5	GPIO_SUS4	PU	1 - Boot from SPI, 0 - Boot from LPC	High
Flash Descriptor Security Override	GPIO_SUS5	PU	1 - Security enabled, 0 - Security disabled	High
DFX Boot Halt Strap & VISA Early POSM Debug Enable	GPIO_SUS6	PU	1 - normal, 0 - Halt boot enable	High
DFX Sus Debug Strap	GPIO_SUS7	PU	1 - Normal, 0 - Sus Debug enable	High
ICLK, US02, DDI SFR Supply Select-	SEC_GPIO_SUS8	PU	1 - 1.35V, 0 - 1.25V	Low
ICLK SFR Bypass	SEC_GPIO_SUS9	PD	1 - Bypass with 1.05V, 0 - No Bypass	Low
POSM Select	SEC_GPIO_SUS10	PD	0 - Fuse controller	Don't care, if GPIO_SUS6 is pulled high.
ICLK Xtal OSC Bypass	GP_CAMERASB08	PD	1 - Bypass, 0 - No bypass	Low
CCU SUS RO Bypass	GP_CAMERASB09	PD	1 - Bypass, 0 - No bypass	Low
RTC OSC Bypass	GP_CAMERASB11	PD	1 - Bypass, 0 - No bypass	Low



Note: SEC_GPIO_SUS8 This strap also contains PLL LDO 0: supply is 1.25V, 1: supply is 1.35V. Selects supply voltage for LDOs used for PLLs, thermal oscillators, USB, ICLK and DDI

SOC-6 USB/UART






SOC-7 RTC, PWM, PMU AND SVID

Note: Customers can set this clock to 19 MHz or 25 MHz




CAD NOTE:
PAD SHARING PLACE THEM NEAR EC








PLACE HOLDER FOR DIE#2






Sleep	SOC_PLTRST_L	PLTRST_L
S0	1	0
S3/S4/S5	0	1



CAD NOTE:
ROUTE THESE AS DIFFERENTIAL LINES




MRS:RTC-RST Jumper NA
If need HW Clear CMOS must to connect +VBAT_IO



SOC-8 POWER1

CAD NOTE:
ALL 0402 UNDER SOC SHADOW AREA

CAD NOTE:
PLACE ALL CAPS UNDER THE PKG SHADOW




4.4.4 SoC High Frequency Decoupling Requirements


In addition to the low and mid frequency decoupling above, the SoC requires high frequency decoupling as shown.

Where inductors are included as part of the decoupling network, follow the example shown in figure below. From the SoC pin, the capacitor is seen first, followed by the series inductor. Inductor placeholders are stuffed with 0 Ω resistors.

Figure 47. Example LC Decoupling







CAD NOTE:
PLACE THE CAPS UNDER THE PKG SHADOW





CAD NOTE:
CAPS PLACE NEAR SOC PIN

SOC-10 VSS



681 phase: BOSS P/N:23-765-300145 *4PCS



- Braswell SOC will support memory speed at 1600 MHz and 1066 MHz only.
- If 1333 MHz DIMM is installed, it will run at 1066 Mhz.





Channel 0	Channel 1	Supported Memory Speed
1333 MHz	X	1066 MHz
1600 MHz	X	1600 MHz
1333 MHz	1333 MHz	1066 MHz
1600 MHz	1600 MHz	1600 MHz

- This will be noted in the upcoming Braswell POR document update.




Braswell Memory Support POR Update
 ----20140909 Yongz


SODIMM DQ & DQS 换层方式及GND VIA务必参考PDG设计



5 M_MA_B0[0..15] << M_MA_B0[0..15]
 5 M_DM_B0[0..7] << M_DM_B0[0..7]
 5 M_DATA_B0[0..63] << M_DATA_B0[0..63]
 5 M_DQS_B_P0[0..7] << M_DQS_B_P0[0..7]
 5 M_DQS_B_N0[0..7] << M_DQS_B_N0[0..7]



DDR3 SO-DIMM













6 DD12_TX2_DP DD12_TX2_DP C70 1 2 1U-16VX7-04-O DD12_P2_HDMI
 6 DD12_TX2_DN DD12_TX2_DN C71 1 2 1U-16VX7-04-O DD12_N2_HDMI
 6 DD12_TX3_DP DD12_TX3_DP C72 1 2 1U-16VX7-04-O DD12_P3_HDMI
 6 DD12_TX3_DN DD12_TX3_DN C73 1 2 1U-16VX7-04-O DD12_N3_HDMI

6 DD12_TX1_DN DD12_TX1_DN C69 1 2 1U-16VX7-04-O DD12_N1_HDMI
 6 DD12_TX1_DP DD12_TX1_DP C68 1 2 1U-16VX7-04-O DD12_P1_HDMI
 6 DD12_TX0_DN DD12_TX0_DN C67 1 2 1U-16VX7-04-O DD12_N0_HDMI
 6 DD12_TX0_DP DD12_TX0_DP C66 1 2 1U-16VX7-04-O DD12_P0_HDMI

6 DD12_HDMI_SCL DD12_HDMI_SCL
 6 DD12_HDMI_SDA DD12_HDMI_SDA





Change net name for leakage voltage to VGA_PWR
 -----0318 Yongz



V0.3 TO V1.0
 U4 chang to AZC199 for ESD TEST
 U3-100-719917 ESD PTD ARRAY.AZC199-04S.RTG...5V...80V...23-6...LEAD-FREE (RoHS/HF).AMAZING
 U3-010-722303 ESD PTD ARRAY.AZC199-04S.RTG...5V...80V...23-6...LEAD-FREE (RoHS/HF).NXP
 U3-100-730421 TVS ARRAY.TVLSPT2304BD0...5V...PIECET-23-6...LEAD-FREE (RoHS/HF).INPAQ

Change DS location for Voff Fail
 -----0106 Yongz




F_USB Header


HUB port1




HUB port3







V0.3 TO V1.0
unstuff for HUB change to GL852



HUB port4




Add for SI
----0106 Yongz





25 miles

45 miles

HUB port1
Card Reader





6 SOC_USBD
HUB port




V0.3 TO V1.0
QN32 change NX3008 for USB POWER disable issue


6



Change value for ERP Enabled Fail
---0106 Yongz






V0.3 TO V1.0
unstuff R558&Q20 for cost down




Change for cost down
----0318 Yongz


EZ charge GL850 stuff	H1 H2 H3 H4 H15 H12
W/O EZ charge GL850 stuff	H1 H2 H3 H4 H15 H5 H7 H11
EZ charge GL852 stuff	H6 H8 H9 H10 H12 H13 H14
W/O EZ charge GL852 stuff	H5 H6 H7 H8 H9 H10 H11 H13 H14




Rear USB3.0 X 2




USB3.0 Power




USB_EN




USB Discharge Circuit





Reserve EEROM & ASF



Internal Switching Regulator




RTL8105E-VD 3.3V rise time > 1ms, < 100ms



Chip/Version	MODE	LC	LD	LE	LF	Ra	C1
RTL8111E-VB	SWR	X	V	V	V(1-2)	V	RTL8111E-VB
RTL8111GN-CG	SWR	X	V	V	V(1-2)	V	RTL8111GN-CG
RTL8111GN-CG*	LDO	V	X	X	V(2-3)	V	RTL8111GN-CG
RTL8105E	LDO	X	X	X	V(2-3)	X	RTL8105E


Used	EA	RK
eFuse *	X	V
EEPROM	V	V

9. Power Sequence




Symbol	Description	Min	Typical	Max	Units
R1	3.3V Rise Time	0.5	-	100	ms
R2	3.3V Off Time	-	-	15	ms
R3	1.0V (REGOUT) Settle Time	-	-	15	ms

Note: See the following section for power sequence requirements.




Verfourt bias for stereo microphone.




Placement near to codec


Resistors Networks








Placement near to codec


AUDIO POWER









Front Panel





BUZZER



Power LED






PS/2



3-Pin dual color LED	
S0	Steady Green
S1	Green Blinking (Frequency: 1Hz)
S3	Steady Yellow
S4/S5	OFF

2-Pin single color LED	
S0	Steady Green
S1/S3	Green Blinking (Frequency: 1Hz)
S4/S5	OFF





Lenovo LED線路阻値330-06	
Source Voltage (V)	5
LED Forward Voltage (V)	1.8
BJT Vce(s) (V)	0
Pull Up Resistor (ohm)	330
LED Forward Current (A)	0.009697
Pull Up Resistor Power (R<1/10 W)	0.03103
LED Power (W)	0.017455



	Symbol	Value	Description
JP2	WDT_EN	1	Disable WDT to reset PWR0K
Pin-2		0	Enable WDT to reset PWR0K
JP3	FAN_CTL_SEL	1	EC Index 63h/6Bh/73h is 80h
Pin-3		0	EC Index 63h/6Bh/73h is 00h
JP4		1	2E/2F
Pin-7	2E/4E SEL	0	4E/4F


If without use these pins, please pull-up,
Don't let it floating,
pin25/26/27/28

COM2 Header



TPM Circuit Reserve

TPM




	Ra	Rb	Rc	Rd	Re	Rf	Rg	Rh	Ri
ST	X	X	X	X	X	X	V	V	X
Nuvoton	V	X	V	V	X	X	V	V	X
Nationz	X	V	V	V	X	X	V	V	X
Infineon	X	X	V	V	X	X	V	V	V
ST TPM SPI	X	X	X	X	V	X	X	X	X
Nuvoton	V	X	X	V	V	V	X	V	X


ST332P24A28PVSP 1.2
02-440-028264
NPCT650LA0WX 1.2
83-212-000352
232H320TC-LPC-T28-233 2.0

SLB9665TT 2.0
83-212-000203
ST33HPTM0028ASTL 1.2
83-212-000302
NPCT652LA0WX
SPITPM 1.2 83-212-000350



+LPC_PWR R718 0-04-O TPM_VS1




On-board TPM detect





Hi with on-board TPM
Low W/O on-board TPM



LPC COLAY SPI




LPC_DEBUG




2015/06/18 16:41

ATX_PWRGD




DC IN +19V

19V current:18.090A




HDD/ODD POWER



EuP Lot6

EuP Lot6 Power Saving Circuit



EUP Lot 6.0 state


	G3	Deep S5	S5	S0	S3
5VSB_CTRL_L	L	H	L	L	L
+5V_S5	OFF	OFF	ON	ON	ON
+3V3_S5	OFF	OFF	ON	ON	ON

check sequence control

$V_{ILIM} = (R_{ILIM} \times 10uA) / 10 = I_{ILIM} \times R_{DS(ON)}$

$R_{ILIM} = (I_{ILIM} \times R_{DS(ON)}) \times 10 / 10uA$

+5VSB & +3VSB



P36 +5V_S5: RT6576D

Vout =	5V
Vin =	19V
FS =	309.2KHZ
Iout =	13.7A
Vin Irms cap =	5.1A
MLLC Ripple current =	1A
LIR =	30%
Cin_cap =	73.5uF
Cout_cap =	73.78uF
OCP =	21.9A


Vout =	3.3V
Vin =	19V
FS =	370.6KHZ
Iout =	13.9A
Vin Irms cap =	4.47A
MLLC Ripple current =	1A
LIR =	24%
Cin_cap =	66.2uF
Cout_cap =	118.7uF
OCP =	24.3A

EUP Lot 6.0 state

	G3	Deep S5	S5	S0	S3
5VSB_CTRL_L	L	H	L	L	L
+5V_S5	OFF	OFF	ON	ON	ON
+3V3_S5	OFF	OFF	ON	ON	ON

RT6576D Co-Lay with Up1591Q / TP851275

RT6576D Co-Lay with Up1591Q / TP851275



+12V S0:

Vout =	12V
Vin =	19V
FS =	300KHZ
Iout =	10A
Vin Irms cap =	4.8A
MLLC Ripple current =	1A
LIR =	31.3%
Cin_cap =	69.7uF
Cout_cap =	217uF
OCP =	17.5A

VDIMM&VTT DDR

VDIMM

+1V35 MEM:

V_{out} = 1.35V

V_{in}	=	19V
R_1	=	200kΩ


FS	=300KHZ
I _{out}	= 9.45A

$$V_{in_I_{rms_cap}} = 2.42A$$
$$\text{MLLC_Ripple current} = 1\text{A}$$


LIR = 39.8%

Cout cap = 1199


OCP	=	18A
-----	---	-----



DDR VTT




check sequence control
+VCC




+VCC3


check sequence control




-12V



VR12.1 POWER CKT - 1 phase 19Vin




PWM IC	NCP81201
Vout	0.5~1.3V
Vin	12V/19V
Switch Freq	500KHz
ocp	14A
MLCC_ripple	10uF/1A,47uF/2.8A
Choke size	0.3uH/SMD.10*6
Choke Idc/Isat	38A/42A
Choke DCR	0.6mOHM
Cin CAP	3*10uF
Cout CAP	560uF
Cout CAP_ESR	8mOHM
LIR	0.2-0.4



SVID Address and Boot Voltage Table

VBOOT/ADDR	Vboot Pin Voltage (mV)			SVID Address	Vboot (V)
Resistor (Ohm)	Min	Typ	Max		
0	0	0	102	0x0	1.0
14.0 k	102	140	180	0x1	1.0
22.1 k	180	219	258	0x2	1.0
30.1 k	258	301	344	0x3	1.0
39.2 k	344	391	438	0x4	1.0
48.7 k	438	484	531	0x5	1.0
57.6 k	531	578	625	0x6	1.0
68.1 k	625	676	727	0x7	1.0
78.7 k	727	781	836	0x8	1.1
88.7 k	836	894	953	0x0	1.1
100 k	953	1007	1062	0x1	1.1
113 k	1062	1125	1188	0x2	1.1
124 k	1188	1250	1312	0x3	1.1
137 k	1312	1378	1445	0x4	1.1
150 k	1445	1511	1578	0x5	1.1
165 k	1578	1648	1719	0x6	1.1
178 k	1719	1789	1859	0x7	1.1
196 k	1859	1950	-	0x8	1.1

+VGG_CPU



PWM IC	NCP81201
Vout	0.5~1.3V
Vin	12V/19V
Switch Freq	500KHz
ocp	28A
MLCC_ripple	10uF/1A,47uF/2.8A
Choke size	0.3uH/10.3*6.3
Choke Idc/Isat	38A/42A
Choke DCR	0.6mOHM
Cin CAP	3*10uF
Cout CAP	560uF
Cout CAP_ESR	8mOHM
LIR	0.2~0.4

+1V8_S5:		
Vout = 1.8V		
Vin = 5V		
FS = 1000KHZ		
Iout = 1.85A		
Vin_Irms_cap = 0.88A		
MLLC Ripple current = 1A		
LIR = 28.3%		
Cin_cap = 20uF		
Cout_cap = 49uF		
OCP = 4A		

+1V15_S5:			
Vout =	1.15V		
Vin =	5V		
FS =	1000KHZ		
Iout =	0.8A		
Vin I _{ras} cap =	0.88A		
MLLC Ripple current =	1A		
LIR =	38.3%		
Cin _{cap} =	20uF		
Cout _{cap} =	41.2uF		
OCP =	4A		

[illegible]

Modify EN signal
Yongz 201401027

1P24VSB_EN

1P24VSB_FB

24V

0.9A

APL5933 F2P UP0104

Vout=0.8*(1+Ra/Rb)

+1P8V

Imax: 10mA

1P8V_S0

1P8V_EN

1U-16VX7-04

10U-6V3X5-66-0


1K-04


1P8V_S0

10K:04

1P8V


Imax: 10mA






10 Energy-using Product (EuP) Power Control Signal Timings

Symbol	Parameter	Min.	Typ.	Max.
t ₁₁	Delay time of RSMRST# rising to first PWRON# pulse.	-	200ms	-
t ₁₂	Delay time of AVCC3 falling edge to 5VSB_CTRL# rising edge.	-	5.2s	-





SMBUS

Data:2014/11/25

Function SMBUS

DIMM0	SMBUS_MAIN
DIMM1	SMBUS_MAIN
LAN	SMBUS_STBY
PCIE1X *2	SMBUS_STBY
PCIE1X	SMBUS_STBY
PCIE16X	SMBUS_STBY
M.2	SMBUS_STBY
PCIE16X	SMBUS_STBY

REVISION HISTORY:

Rev	Date	Page	Notes	Rev	Date	Page	Notes
V0.1	2014/07/26	48	First Release				
V0.1.	2014/11/25	46	Base on V0.1 Modify Spec and PCB size from 244*244 to 220*200				
V0.2	2015/01/12	46	Base on V0.1. Modify ET Issue solution for SDV 1、Change USB2.0 HUB location near 16x to decrease routing length 2、Add delay circuit for Audio 3V3_S0 for 1V5_S5 voltage leakage 3、Modify Erp circuit for M2 Max loading Fail 4、Remove SIO colay circuit 5、Add ITE8769 OSC colay 6、Add 3V_S0,5V_S5 power channel for Max loading Fail 7、Change the location of DDR_VERF_VIN connection; 8、Change the USB debug port to the low one 9、Change the LAN IC location for USBHUB 10、Add the level shifter for VGA CONV				
V0.3	2015/03/19	45	Base on V0.2 Modify SDV Issue solution for SIT 1、Remove Charge IC and merge charge power with FP 2、Modify HDMI and VGA DDC diode and add Diode for HDMI ESD power for leakage voltage 3、Add SIO colay for IT8609E 4、Modify Erp circuit for 5VS5_CTRL and 5VS5_EN high un-nomal 5、Reserve MONO_OUT, THER_HD, TPM, DIMM2, 6、Add MOS control F_usb_port3 for EN/DIS				

Table 35. Power and Ground Pins (Sheet 1 of 2)

Power Rails	Platform Power	Nominal Voltage	First Off State
CORE_V1P05_S3	V1P05S	1.05 V	S3
CORE_VCC_S0iX	VCC	Variable	S0iX
CORE_VCC_SENSE	-	-	-
CORE_VSS_SENSE	-	-	-
DDI_V1P0_S0iX	V1P0Sx	1.0 V	S0iX
DRAM_V1P0_S0iX	V1P0Sx	1.0 V	S0iX
DRAM_V1P35_S0iX_F1	VSFR	1.35 V	S0iX
DRAM_VDD_S4	V1P35U	1.35 V	S4
GPIO_V1P0_S3	V1P0S	1.0 V	S3
HDA_LPE_V1P5V1P8_S3	VAUD	1.5/1.8 V	S3
ICLK_V1P35_S3_F1		1.35 V	S3
ICLK_V1P35_S3_F2		1.35 V	S3
LPC_V1P8V3P3_S3	VLPC	1.8/3.3 V	S3
PCIE_SATA_V1P0_S3	VPCIESATA	1.0 V	S3
PCIE_V1P0_S3	VPCIESATA	1.0 V	S3
PCU_V1P8_G3	V1P8A	1.8 V	G3
PCU_V3P3_G3	V3P3A	3.3 V	G3
PMC_V1P8_G3	V1P8A	1.8 V	G3
RTC_VCC	VRTC	2.0-3.3	(normally battery backed)
SATA_V1P0_S3	VPCIESATA	1.0 V	S3
SD3_V1P8V3P3_S3	VSDIO	1.8/3.3 V	S3
SIO_V1P8_S3	V1P8S	1.8 V	S3
SVID_V1P0_S3	V1P0S	1.0 V	S3
UNCORE_V1P0_G3	V1P0A	1.0 V	G3
UNCORE_V1P0_S0iX	V1P0Sx	1.0 V	S0iX
UNCORE_V1P0_S3	V1P0S	1.0 V	S3
UNCORE_V1P35_S0iX_F1	VSFR	1.35 V	S0iX
UNCORE_V1P35_S0iX_F2	VSFR	1.35 V	S0iX
UNCORE_V1P35_S0iX_F3	VSFR	1.35 V	S0iX
UNCORE_V1P35_S0iX_F4	VSFR	1.35 V	S0iX
UNCORE_V1P35_S0iX_F5	VSFR	1.35 V	S0iX
UNCORE_V1P35_S0iX_F6	VSFR	1.35 V	S0iX
UNCORE_V1P8_G3	V1P8A	1.8 V	G3
UNCORE_V1P8_S3	V1P8S	1.8 V	S3

Table 35. Power and Ground Pins (Sheet 2 of 2)

Power Rails	Platform Power	Nominal Voltage	First Off State
UNCORE_VNN_S3	VNN	Variable	S3
UNCORE_VNN_SENSE	-	-	-
USB_HSIC_V1P24_G3*	V1P24A	1.24 V	G3
USB_V1P0_S3	V1P0S	1.0 V	S3
USB_V1P8_G3	V1P8A	1.8 V	G3
USB_V3P3_G3	VUSB2	3.3 V	G3
USB_VSSA	-	-	-
USB3_V1P0_G3	V1P0A	1.0 V	G3
VGA_V1P0_S3	V1P0S	1.0 V	S3
VGA_V1P35_S3_F1	VVGA	1.35 V	S3
VGA_V3P3_S3	VVGA_GPIO	3.3 V	S3
VSS	-	-	-
VSSA	-	-	-

ECS ECS ECS

fapinglin

Figure 7. RTC Power Well Timing Diagrams





Table 47. RTC Power Well Timing Parameters

Parameter	Description	Minimum	Maximum	Units
t1	RTC_VCC to RTC_RST# de-assertion	9	-	ms

NOTES:

1. This delay is typically created from an RC circuit.
2. The oscillator startup times are component and design specific. A crystal oscillator can take several second to reach a large enough voltage swing. A silicon oscillator can have startups times <10 ms.
3. Pre-silicon estimates



Note: VIP15 (VR->SoC): VIP15 can also start to ramp down at a time similar to "VNN fix at 1.05/V1P0S" ramping down.